

Sample &

Buv





# LP2985-N

SNVS018Y - MARCH 2000 - REVISED DECEMBER 2016

Support &

Community

2.2

# LP2985-N Micropower 150-mA Low-Noise Ultra-Low-Dropout Regulator in a SOT-23 Package Designed for Use With Very Low ESR Output Capacitors

Technical

Documents

#### Features 1

- Input Voltage Range: 2.5 V to 16 V
- Ultra Low-Dropout Voltage
- Ensured 150 mA Output Current
- **Requires Minimum External Components**
- Stable With Low-ESR Output Capacitor
- < 1 µA Quiescent Current When Shut Down
- Low Ground Pin Current at All Loads
- Output Voltage Accuracy 1% (A Grade)
- High Peak Current Capability
- Low  $Z_{OUT}$ : 0.3  $\Omega$  Typical (10 Hz to 1 MHz)
- **Overtemperature and Overcurrent Protection**
- -40°C to 125°C Junction Temperature Range
- **Custom Voltages Available**

#### Applications 2

- Cellular Phones
- Palmtop and Laptop Computers
- Personal Digital Assistants (PDA)
- Camcorders, Personal Stereos, Cameras

# 3 Description

Tools &

Software


The LP2985-N low noise linear (LDO) regulator delivers up to 150-mA output current and only requires 300-mV dropout voltage of input to output. Using an optimized vertically integrated PNP (VIP) the LP2985-N delivers process, unequaled performance for all battery-powered designs. The LP2985-N device provides 1% tolerance precision output voltage with only 75-µA quiescent current at 1mA load and 850 µA at 150-mA load. By adding a 10nF bypass capacitor, the output noise can be reduced to 30  $\mu$ V<sub>RMS</sub> in a 30-kHz bandwidth.

The LP2985-N is designed to work with a ceramic output capacitor with equivalent series resistance (ESR) as low as 5 m $\Omega$ . The device is available with fixed output voltage from 2.5 V to 6.1 V. Contact Texas Instrument Sales for specific voltage option needs.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP2985-N	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagram 11
	7.3	Feature Description 11

	7.4	Device Functional Modes	13
8	App	lication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations	21
10	Lay	out	21
	10.1		
	10.2	Layout Example	21
11	Dev	ice and Documentation Support	22
	11.1	Documentation Support	22
	11.2	Receiving Notification of Documentation Updates	22
	11.3	Community Resources	22
	11.4	Trademarks	22
	11.5	Electrostatic Discharge Caution	22
	11.6	Glossary	22
12		hanical, Packaging, and Orderable mation	22

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision X (May 2015) to Revision Y

•	Added top nav icon for TI Designs	. 1
•	Deleted "Smallest Possible Size (SOT-23 Package)" from Features	. 1
•	Deleted all information re: DSBGA package - it is no longer available	. 1
•	Deleted DSBGA pin function info from Pin Functions	. 3
•	Deleted infor re: DSBGA package; changed "value of $R_{0JA}$ for the SOT-23 package is 175.7°C/W" to "value of $R_{0JA}$ for the SOT-23 package is 169.0°C/W" in footnote 3 to <i>Abs Max</i> table - see update thermal info for SOT-23 in <i>Thermal Information</i>	. 4
•	Changed "All pins except 3 and 4 (SOT-23)" to "Pins 3 and 4 ."	. 4
•	Changed thermal values for SOT-23 package; added Note 2 to Thermal Information table	5
•	Deleted footnote 1 to Electrical Characteristics	. 5
•	Changed content in last 2 paragraphs of Reverse Input-Output Voltage	17
•	Added Power Dissipation and Estimating Junction Temperature subsections	18

#### Changes from Revision W (September 2014) to Revision X

•	Changed pin names in text and app circuit drawing "VOUT" and "VIN" to "OUT" and "IN"; replace Handling Ratings with ESD Ratings; update Thermal Values	1
•	Changed footnote 1 to Ab Max table per new format	4
•	Changed location of storage temperature range from Handling Ratings to Ab Max table	4
•	Added required Application Information section	. 14

### Changes from Revision V (April 2013) to Revision W

•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
	Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information 1

www.ti.com

### Page

Page

### Page




C	Changes from Revision U (April 2013) to Revision V	
•	Changed layout of National Semiconductor data sheet	22

TEXAS INSTRUMENTS

www.ti.com

# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		TYPE	DESCRIPTION	
NAME	NO. TYPE		DESCRIPTION	
BYPASS	4	I/O	Bypass capacitor for low noise operation	
GND	2		Common ground (device substrate)	
IN	1	I	Input voltage	
ON/OFF	3	I	Logic high enable input	
OUT	5	0	Regulated output voltage	



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
Operating junction temperature	-40	125	°C
Power dissipation <sup>(3)</sup>	Internall	y Limited	
Input supply voltage (survival)	-0.3	16	V
Input supply voltage (operating)	2.5	16	V
Shutdown input voltage (survival)	-0.3	16	V
Output voltage (survival) <sup>(4)</sup>	-0.3	9	V
I <sub>OUT</sub> (survival)	Short Circu	uit Protected	
Input-output voltage (survival) <sup>(5)</sup>	-0.3	16	V
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J\_MAX</sub>, the junction-to-ambient thermal resistance, R<sub>0JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is calculated using: \_\_\_\_\_

$$P_{MAX} = \frac{T_{J\_MAX} - T_A}{R_{\theta,IA}}$$

Where the value of  $R_{\theta JA}$  for the SOT-23 package is 169.0°C/W in a typical PC board mounting.

- Exceeding the maximum allowable dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
- (4) For 12-V option, output voltage survival: -0.3 to +16 V. If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2985-N output must be diode-clamped to ground.
- (5) The output PNP structure contains a diode between the IN to OUT pins that is normally reverse-biased. Reversing the polarity from IN to OUT will turn on this diode.

# 6.2 ESD Ratings

				VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per	Pins 3 and 4	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 1, 2, and 5	±2000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN MA	X UNIT
VIN	Supply input voltage	3.1 <sup>(1)</sup>	6 V
V <sub>ON/OFF</sub>	ON/OFF input voltage	0 \	IN V
I <sub>OUT</sub>	Output current	1	50 mA
TJ	Operating junction temperature	-40 1	25 °C

(1) Recommended minimum V<sub>IN</sub> is the greater of 3.1 V or V<sub>OUT(MAX)</sub> + rated dropout voltage (maximum) for operating load current.

SNVS018Y - MARCH 2000 - REVISED DECEMBER 2016

XAS

# 6.4 Thermal Information

		LP2985-N	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance, High K <sup>(2)</sup>	169.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	121.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.5	°C/W
ΨJT	Junction-to-top characterization parameter	16.1	°C/W
Ψјв	Junction-to-board characterization parameter	29.0	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) Thermal resistance value R<sub>θJA</sub> is based on the EIA/JEDEC High-K printed circuit board defined by JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

# 6.5 Electrical Characteristics

Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1 V$ ,  $I_L = 1 mA$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT} = 4.7 \mu F$ ,  $V_{ON/OFF} = 2 V$ ,  $T_J = 25^{\circ}C$ .

	· · · · · ·		TVD	LP2985Al	-X.X <sup>(1)</sup>	LP29851	-X.X <sup>(1)</sup>	
	PARAMETER	TEST CONDITIONS	TYP	MIN	MAX	MIN	MAX	UNIT
		I <sub>L</sub> = 1 mA		-1	1	-1.5	1.5	
		1 mA ≤ I <sub>L</sub> ≤ 50 mA		-1.5	1.5	-2.5	2.5	
ΔV <sub>O</sub>	Output voltage tolerance	1 mA ≤ $I_L$ ≤ 50 mA, -40°C ≤ $T_J$ ≤ 125°C		-2.5	2.5	-3.5	3.5	%V <sub>NOM</sub>
		1 mA ≤ I <sub>L</sub> ≤ 150 mA		-2.5	2.5	-3	3	
	Output voltoge	1 mA ≤ I <sub>L</sub> ≤ 150 mA, –40°C ≤ T <sub>J</sub> ≤ 125°C		-3.5	3.5	-4	4	
	Output voltage	$V_O(NOM)$ +1 V $\leq V_{IN} \leq 16$ V	0.007		0.014		0.014	
$\Delta V_{O} / \Delta V_{IN}$	$\Delta V_{O} / \Delta V_{IN}$ Line regulation	V <sub>O</sub> (NOM)+1 V ≤ V <sub>IN</sub> ≤ 16 V, –40°C ≤ T <sub>J</sub> ≤ 125°C			0.032		0.032	%/V
		$I_L = 0 \text{ mA}$	1		3		3	
		$I_L = 0 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			5		5	
		$I_L = 1 \text{ mA}$	7		10		10	
		$I_L = 1 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			15		15	
		I <sub>L</sub> = 10 mA	40		60		60	
V <sub>IN</sub> –V <sub>O</sub>	Dropout voltage <sup>(2)</sup>	I <sub>L</sub> = 10 mA, −40°C ≤ T <sub>J</sub> ≤ 125°C			90		90	mV
		I <sub>L</sub> = 50 mA	120		150		150	
		I <sub>L</sub> = 50 mA, −40°C ≤ T <sub>J</sub> ≤ 125°C			225		225	
		I <sub>L</sub> = 150 mA	280		350		350	
		$I_L = 150 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			575		575	

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

(2) Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential.



# **Electrical Characteristics (continued)**

Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1 V$ ,  $I_L = 1 mA$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT} = 4.7 \mu F$ ,  $V_{ON/OFF} = 2 V$ ,  $T_J = 25^{\circ}C$ .

		TEAT CONDITIONS	TVD	LP2985AI-2	X.X <sup>(1)</sup>	LP29851	-X.X <sup>(1)</sup>	
	PARAMETER	TEST CONDITIONS	TYP	MIN	MAX	MIN	MAX	UNIT
		$I_L = 0 \text{ mA}$	65		95		95	
		$I_L = 0 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			125		125	
		I <sub>L</sub> = 1 mA	75		110		110	
		$I_L = 1 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			170		170	
		I <sub>L</sub> = 10 mA	120		220		220	
		I <sub>L</sub> = 10 mA, −40°C ≤ T <sub>J</sub> ≤ 125°C			400		400	
I <sub>GND</sub>	Ground pin current	I <sub>L</sub> = 50 mA	350		600		600	μA
GND	·	$I_L = 50 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			1000		1000	
		I <sub>L</sub> = 150 mA	850		1500		1500	
		$I_L = 150 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			2500		2500	
		V <sub>ON/OFF</sub> < 0.3 V	0.01		0.8		0.8	
		$V_{ON/OFF} < 0.15 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	0.05		2		2	
		High = O/P ON	1.4					
		High = O/P ON, $-40^{\circ}$ C ≤ T <sub>J</sub> ≤ 125°C		1.6		1.6		V
V <sub>ON/OFF</sub>	ON/OFF input voltage <sup>(3)</sup>	Low = O/P OFF	0.55					V
		Low = O/P OFF, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$			0.15		0.15	
		V <sub>ON/OFF</sub> = 0 V	0.01					
		$V_{ON/OFF} = 0 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			-2		-2	
ON/OFF	ON/OFF input current	V <sub>ON/OFF</sub> = 5 V	5					μA
		$V_{ON/OFF} = 5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			15		15	
		BW = 300 Hz to 50 kHz,						
e <sub>n</sub>	Output noise voltage (RMS)	C <sub>OUT</sub> = 10 μF	30					μV
	(ITIMO)	C <sub>BYPASS</sub> = 10 nF						
	Dipple rejection	f = 1 kHz, C <sub>BYPASS</sub> = 10 nF	45					٩D
$\Delta V_{O} / \Delta V_{IN}$	Ripple rejection	C <sub>OUT</sub> = 10 μF	45					dB
l <sub>O</sub> (SC)	Short circuit current	$R_L = 0 \Omega \text{ (steady state)}^{(4)}$	400					mA
l <sub>o</sub> (PK)	Peak output current	V <sub>OUT</sub> ≥ V <sub>O(NOM)</sub> –5%	350					mA

(3)

The ON/OFF input must be properly driven to prevent possible misoperation. For details, refer to  $ON/\overline{OFF}$  Input Operation. The LP2985-N has foldback current limiting which allows a high peak current when V<sub>OUT</sub> > 0.5 V, and then reduces the maximum output (4)current as V<sub>OUT</sub> is forced to ground (see *Typical Characteristics* curves).


LP2985-N SNVS018Y – MARCH 2000 – REVISED DECEMBER 2016



www.ti.com


# 6.6 Typical Characteristics

Unless otherwise specified:  $C_{IN} = 1 \ \mu F$ ,  $C_{OUT} = 4.7 \ \mu F$ ,  $V_{IN} = V_{OUT(NOM)} + 1$ ,  $T_A = 25^{\circ}C$ ,  $ON/\overline{OFF}$  pin is tied to  $V_{IN}$ .





### **Typical Characteristics (continued)**




LP2985-N SNVS018Y – MARCH 2000 – REVISED DECEMBER 2016




www.ti.com

# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# 7 Detailed Description


# 7.1 Overview

The LP2985-N family of fixed-output, ultra-low-dropout and low-noise regulators offers exceptional, cost-effective performance for battery-powered applications. Available in output voltages from 2.5 V to 5 V, the family has an output tolerance of 1% for the A version (1.5% for the non-A version) and is capable of delivering 150-mA continuous load current. Standard regulator features, such as overcurrent and overtemperature protection, are also included.

Using an optimized vertically integrated PNP (VIP) process, the LP2985-N contains several features to facilitate battery powered designs:

- Multiple voltage options
- Low dropout voltage, typical dropout of 300 mV at 150-mA load current and 7 mV at 1-mA load.
- Low quiescent current and low ground current, typically 850-μA at 150 mA load, and 75-μA at 1-mA load.
- A shutdown feature is available, allowing the regulator to consume only 0.01-µA typically when the ON/OFF pin is pulled low.
- Overtemperature protection and overcurrent protection circuitry is designed to safeguard the device during unexpected conditions
- Enhanced stability: The LP2985-N is stable with output capacitor ESR as low as 5 mΩ, which allows the use of ceramic capacitors on the output.
- Low noise: A BYPASS pin allows for low-noise operation, with a typical output noise of 30  $\mu V_{\text{RMS}}$ , with the use of a 10-nF bypass capacitor.

# 7.2 Functional Block Diagram



# 7.3 Feature Description

#### 7.3.1 Multiple Voltage Options

In order to meet different application's requirement, the LP2985-N family provide multiple fixed output options from 2.5 V to 6.1 V. Consult factory for custom voltages.

#### 7.3.2 Output Voltage Accuracy

Output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent. This accuracy error includes the errors introduced by the internal reference and the load and line regulation across the full range of rated load and line operating conditions over temperature, unless otherwise specified by the *Electrical Characteristics*. Output voltage accuracy also accounts for all variations between manufacturing lots.



#### **Feature Description (continued)**

#### 7.3.3 Ultra-Low-Dropout Voltage

Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage ( $V_{DO} = V_{IN} - V_{OUT}$ ), where the main current pass-FET is fully on in the ohmic region of operation and is characterized by the classic  $R_{DS(ON)}$  of the FET.  $V_{DO}$  indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this  $V_{DO}$  limit ( $V_{IN} < V_{OUT} + V_{DO}$ ), then the output voltage decreases in order to follow the input voltage.

#### 7.3.4 Low Ground Current

LP2985-N uses a vertical PNP process which allows for quiescent currents that are considerably lower than those associated with traditional lateral PNP regulators, typically 850  $\mu$ A at 150-mA load and 75  $\mu$ A at 1-mA load.

#### 7.3.5 Sleep Mode

When pull ON/OFF pin to low level, LP2985-N enters sleep mode, and less than  $2-\mu A$  quiescent current is consumed. This function is designed for the application which needs a sleep mode to effectively enhance battery life cycle.

#### 7.3.6 Internal Protection Circuitry

#### 7.3.6.1 Short Circuit Protection (Current Limit)

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when load impedance decreases. Note also that if a current limit occurs and the resulting output voltage is low, excessive power may be dissipated across the LDO, resulting in a thermal shutdown of the output.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If  $V_{OUT}$  is forced below 0 V before EN goes high and the load current required exceeds the foldback current limit, the device may not start up correctly.

#### 7.3.6.2 Thermal Protection

The LP2985-N contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. The thermal time-constant of the semiconductor die is fairly short, and thus the output cycles on and off at a high rate when thermal shutdown is reached until the power dissipation is reduced.

The internal protection circuitry of the LP2985-N is designed to protect against thermal overload conditions. The circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown degrades its reliability.

#### 7.3.7 Enhanced Stability

The LP2985-N is designed specifically to work with ceramic output capacitors, utilizing circuitry which allows the regulator to be stable across the entire range of output current with an output capacitor whose ESR is as low as  $5 \text{ m}\Omega$ . For output capacitor requirement, please refer to *Output Capacitor*.

#### 7.3.8 Low Noise

The LP2985-N includes a low-noise reference ensuring minimal noise during operation because the internal reference is normally the dominant term in noise analysis. Further noise reduction can be achieved by adding an external bypass bapacitor between the BYPASS pin and the GND pin.



### 7.4 Device Functional Modes

### 7.4.1 Operation with $V_{OUT(TARGET)} + 0.6 V \ge V_{IN} > 16 V$

The device operate if the input voltage is equal to, or exceeds  $V_{OUT(TARGET)}$  + 0.6 V. At input voltages below the minimum  $V_{IN}$  requirement, the devices do not operate correctly and output voltage may not reach target value.

# 7.4.2 Operation With ON/OFF Control

If the voltage on the ON/ $\overline{\text{OFF}}$  pin is less than 0.15 V, the device is disabled, and in this state shutdown current does not exceed 2  $\mu$ A. Raising ON/ $\overline{\text{OFF}}$  above 1.6 V initiates the start-up sequence of the device.



# 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LP2985-N is a linear voltage regulator operating from 2.5 V to 16 V on the input and regulates voltages between 2.5 V to 6.1 V with 1% accuracy and 150-mA maximum output current. Efficiency is defined by the ratio of output voltage to input voltage because the LP2985-N is a linear voltage regulator. To achieve high efficiency, the dropout voltage ( $V_{IN} - V_{OUT}$ ) must be as small as possible, thus requiring a very-low-dropout LDO. Successfully implementing an LDO in an application depends on the application requirements. If the requirements are simply input voltage and output voltage, compliance specifications (such as internal power dissipation or stability) must be verified to ensure a solid design. If timing, start-up, noise, power supply rejection ratio (PSRR), or any other transient specification is required, then the design becomes more challenging.

### 8.2 Typical Application



\*ON/OFF input must be actively terminated. Tie to V<sub>IN</sub> if this function is not to be used.

\*\*Minimum capacitance is shown to ensure stability (may be increased without limit). Ceramic capacitor required for output (see *Output Capacitor*).

\*\*\*Reduces output noise (may be omitted if application is not noise critical). Use ceramic or film type with very low leakage current (see *Noise Bypass Capacitor*).

# Figure 21. Typical Application Schematic

#### 8.2.1 Design Requirements

For typical design parameters, see Table 1.

#### Table 1. Design Parameters

DESIGN PARAMETERS	VALUE
Input voltage	4.3 V, ±10% provided by the DC-DC converter switching at 1 MHz
Output voltage	3.3 V, ±5%
Output current	150 mA (maximum), 1 mA (minimum)
RMS noise, 300 Hz to 50 kHz	< 50 μV <sub>RMS</sub>
PSRR at 1 kHz	> 40 dB

LP2985-N SNVS018Y – MARCH 2000 – REVISED DECEMBER 2016



#### 8.2.2 Detailed Design Procedure

At 150-mA loading, the dropout of the LP2985-N has 575-mV maximum dropout over temperature, thus an 1000-mV headroom is sufficient for operation over both input and output voltage accuracy. The efficiency of the LP2985-N in this configuration is  $V_{OUT} / V_{IN} = 76.7\%$ . To achieve the smallest form factor, the SOT-23 package is selected.

Input and output capacitors are selected in accordance with the *Capacitor Characteristics* section. Ceramic capacitances of 1  $\mu$ F for the input and one 2.2- $\mu$ F capacitor for the output are selected. With an efficiency of 76.7% and a 150-mA maximum load, the internal power dissipation is 150 mW, which corresponds to a 26°C junction temperature rise for the SOT-23 package. With an 85°C maximum ambient temperature, the junction temperature is at 111°C. To minimize noise, a bypass capacitance (C<sub>BYPASS</sub>) of 0.01  $\mu$ F is selected.

### 8.2.2.1 External Capacitors

Like any low-dropout regulator, the LP2985-N requires external capacitors for regulator stability. These capacitors must be correctly selected for good performance.

#### 8.2.2.1.1 Input Capacitor

An input capacitor whose capacitance is  $\geq$  1 µF is required between the LP2985-N input and ground (the amount of capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

#### NOTE

Tantalum capacitors can suffer catastrophic failure due to surge current when connected to a low-impedance source of power (like a battery or very large capacitor). If a Tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be  $\ge 1 \ \mu$ F over the entire operating temperature range.

#### 8.2.2.1.2 Output Capacitor

The LP2985-N is designed specifically to work with ceramic output capacitors, utilizing circuitry which allows the regulator to be stable across the entire range of output current with an output capacitor whose ESR is as low as 5 m $\Omega$ . It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR value which is within the stable range. Curves are provided which show the stable ESR range as a function of load current (see Figure 22).




Figure 22. ESR Graph



### NOTE

The output capacitor must maintain its ESR within the stable region over the full operating temperature range of the application to assure stability.

The LP2985-N requires a minimum of 2.2 µF on the output (output capacitor size can be increased without limit).

It is important to remember that capacitor tolerance and variation with temperature must be taken into consideration when selecting an output capacitor so that the minimum required amount of output capacitance is provided over the full operating temperature range. Ceramic capacitors can exhibit large changes in capacitance with temperature (see *Capacitor Characteristics*). The output capacitor must be located not more than 1 cm from the output pin and returned to a clean analog ground.

#### 8.2.2.1.3 Noise Bypass Capacitor

Connecting a 10-nF capacitor to the BYPASS pin significantly reduces noise on the regulator output. The capacitor is connected directly to a high-impedance circuit in the bandgap reference.

Because this circuit has only a few microamperes flowing in it, any significant loading on this node will cause a change in the regulated output voltage. For this reason, DC leakage current through the noise bypass capacitor must never exceed 100 nA and must be kept as low as possible for best output voltage accuracy.

The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. 10-nF polypropolene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current.

#### 8.2.2.2 Capacitor Characteristics

The LP2985-N was designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the 2.2- $\mu$ F to 4.7- $\mu$ F range, ceramics are the least expensive and also have the lowest ESR values (which makes them best for eliminating high-frequency noise). The ESR of a typical 2.2- $\mu$ F ceramic capacitor is in the range of 10 m $\Omega$  to 20 m $\Omega$ , which easily meets the ESR limits required for stability by the LP2985-N.

One disadvantage of ceramic capacitors is that their capacitance can vary with temperature. Most large value ceramic capacitors ( $\geq 2.2 \ \mu$ F) are manufactured with the Z5U or Y5V temperature characteristic, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

This could cause problems if a  $2.2 \ \mu$ F capacitor were used on the output because it will drop down to approximately 1  $\mu$ F at high ambient temperatures (which could cause the LM2985 to oscillate). If Z5U or Y5V capacitors are used on the output, a minimum capacitance value of 4.7  $\mu$ F must be observed.

A better choice for temperature coefficient in ceramic capacitors is X7R, which holds the capacitance within ±15%. Unfortunately, the larger values of capacitance are not offered by all manufacturers in the X7R dielectric.

Tantalum capacitors are less desirable than ceramics for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu$ F to 4.7  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a Tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value.

Note that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

### 8.2.2.3 ON/OFF Input Operation

The LP2985-N is shut off by driving the ON/OFF input low, and turned on by pulling it high. If this feature is not to be used, the ON/OFF input must be tied to  $V_{IN}$  to keep the regulator output on at all times.



To assure proper operation, the signal source used to drive the ON/ $\overline{OFF}$  input must be able to swing above and below the specified turn-on/turn-off voltage thresholds listed in the *Electrical Characteristics* section under V<sub>ON/OFF</sub>. To prevent mis-operation, the turn-on (and turn-off) voltage signals applied to the ON/OFF input must have a slew rate which is  $\geq$  40 mV/µs.

#### CAUTION

The regulator output voltage cannot be ensured if a slow-moving AC (or DC) signal is applied that is in the range between the specified turn-on and turn-off voltages listed under the electrical specification V<sub>ON/OFF</sub> (see *Electrical Characteristics*).

#### 8.2.2.4 Reverse Input-Output Voltage

The PNP power transistor used as the pass element in the LP2985-N has an inherent diode connected between the regulator output and input. During normal operation (where the input voltage is higher than the output) this diode is reverse-biased).




Figure 23. Reverse Current Path




Figure 24. Reverse Current Protection

However, if the output voltage is higher than the input voltage, this diode turns ON, and current flows into the regulator OUT pin. In such cases, a parasitic SCR can latch, allowing a high current to flow into the IN pin and out the ground (GND) pin, which can damage the device.

In any application where the voltage at the OUT pin may possibly be higher than the voltage at the IN pin, an external Schottky diode must be connected from  $V_{IN}$  to  $V_{OUT}$  (cathode on  $V_{IN}$ , anode on  $V_{OUT}$ ), to limit the reverse voltage across the LP2985-N to 0.3 V (see *Absolute Maximum Ratings*).

# 8.2.2.5 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the tab or pad is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 1.

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}(\mathsf{MAX})}$ 

(1)



Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage ( $V_{DO}$ ). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.

On the SOT-23 (DBV) package, the primary conduction path for heat is through the device leads to the PCB, predominately device lead 2 (GND). TI recommends that the trace from lead 2 be extended under the package body and connected to an internal ground plane with thermal vias.

The maximum allowable junction temperature  $(T_{J(MAX)})$  determines maximum power dissipation allowed  $(P_{D(MAX)})$  for the device package.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ), according to Equation 2 or Equation 3:

 $T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)})$   $P_{D(MAX)} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA}$ (2)
(3)

Unfortunately, this  $R_{\theta JA}$  is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the package junction-to-case (bottom) thermal resistance ( $R_{\theta JCbot}$ ) plus the thermal resistance contribution by the PCB copper area acting as a heat sink.

#### 8.2.2.6 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi ( $\Psi$ ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are given in *Thermal Information* and are used in accordance with Equation 4 or Equation 5.

 $\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} = \mathsf{T}_{\mathsf{TOP}} + (\Psi_{\mathsf{JT}} \times \mathsf{P}_{\mathsf{D}(\mathsf{MAX})})$ 

where

- P<sub>D(MAX)</sub> is explained in Equation 1.
- T<sub>TOP</sub> is the temperature measured at the center-top of the device package.

 $\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} = \mathsf{T}_{\mathsf{BOARD}} + (\Psi_{\mathsf{JB}} \times \mathsf{P}_{\mathsf{D}(\mathsf{MAX})})$ 

where

- P<sub>D(MAX)</sub> is explained in Equation 1.
- T<sub>BOARD</sub> is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.

For more information about the thermal characteristics  $\Psi_{JT}$  and  $\Psi_{JB}$ , see *Semiconductor and IC Package Thermal Metrics*, available for download at www.ti.com.

For more information about measuring  $T_{TOP}$  and  $T_{BOARD}$ , see *Using New Thermal Metrics*; and for more information about the EIA/JEDEC JESD51 PCB used for validating  $R_{\theta JA}$ , see *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs*. These application notes are available at www.ti.com.com.

(4)


(5)

LP2985-N SNVS018Y – MARCH 2000 – REVISED DECEMBER 2016




www.ti.com

#### 8.2.3 Application Curves






LP2985-N SNVS018Y – MARCH 2000– REVISED DECEMBER 2016



LP2985-N SNVS018Y –MARCH 2000–REVISED DECEMBER 2016



# 9 Power Supply Recommendations

The LP2985-N is designed to operate from an input voltage supply range between  $V_{IN}$  of 2.5 V and 16 V. (Recommended minimum  $V_{IN}$  is the greater of 3.1 V or  $V_{OUT(max)}$  + rated dropout voltage (max) for operating load current.) The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help to improve the output noise performance.

# 10 Layout

# **10.1 Layout Guidelines**

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended and is either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

# 10.2 Layout Example




Figure 39. LP2985 SOT-23 Package Typical Layout

**EXAS** 

NSTRUMENTS



# **11** Device and Documentation Support

# **11.1 Documentation Support**

### 11.1.1 Related Documentation

- Semiconductor and IC Package Thermal Metrics
- Using New Thermal Metrics
- Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7-May-2020

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP2985AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAUA	Samples
LP2985AIM5-2.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LALA	Samples
LP2985AIM5-2.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L0KA	Samples
LP2985AIM5-2.9/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAXA	Samples
LP2985AIM5-3.0	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LOOA	
LP2985AIM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOOA	Samples
LP2985AIM5-3.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOPA	Samples
LP2985AIM5-3.3	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LORA	
LP2985AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LORA	Samples
LP2985AIM5-3.6/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOSA	Samples
LP2985AIM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOYA	Samples
LP2985AIM5-4.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOTA	Samples
LP2985AIM5-4.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LA7A	Samples
LP2985AIM5-5.0	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LOUA	
LP2985AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOUA	Samples
LP2985AIM5-5.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LKTA	Samples
LP2985AIM5-6.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LF6A	Samples
LP2985AIM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAUA	Samples



# PACKAGE OPTION ADDENDUM

7-May-2020

Orderable Device	Status	Package Type	-	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP2985AIM5X-2.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LCEA	Sample
LP2985AIM5X-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOKA	Sample
LP2985AIM5X-2.9/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAXA	Sample
LP2985AIM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOOA	Sample
LP2985AIM5X-3.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOPA	Sample
LP2985AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LORA	Sample
LP2985AIM5X-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOSA	Sampl
LP2985AIM5X-3.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOYA	Sampl
LP2985AIM5X-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOTA	Sampl
LP2985AIM5X-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LA7A	Sampl
LP2985AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOUA	Sampl
LP2985AIM5X-6.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LF6A	Sampl
LP2985IM5-2.5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LAUB	
LP2985IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAUB	Sampl
LP2985IM5-2.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LALB	Samp
LP2985IM5-2.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L0KB	Samp
LP2985IM5-2.9/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAXB	Samp
LP2985IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOOB	Sampl



# PACKAGE OPTION ADDENDUM

7-May-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
LP2985IM5-3.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOPB	Samp
LP2985IM5-3.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L0QB	Samp
LP2985IM5-3.3	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LORB	
LP2985IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LORB	Samp
LP2985IM5-3.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAIB	Samp
LP2985IM5-3.6/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOSB	Samp
LP2985IM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L0YB	Samp
LP2985IM5-4.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOTB	Samp
LP2985IM5-4.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LA7B	Samj
LP2985IM5-5.0	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LOUB	
LP2985IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOUB	Samp
LP2985IM5-5.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LKTB	Samj
LP2985IM5-6.1/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LF6B	Samj
LP2985IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LAUB	Samj
LP2985IM5X-2.7/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LALB	Samj
LP2985IM5X-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L0KB	Samj
LP2985IM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOOB	Sam
LP2985IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LORB	Sam
LP2985IM5X-3.6/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOSB	Sam



7-May-2020

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP2985IM5X-4.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOTB	Samples
LP2985IM5X-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		LA7B	Samples
LP2985IM5X-5.0	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125	LOUB	
LP2985IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LOUB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



7-May-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2985AIM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-2.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-2.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-2.9/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.0	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.3	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.3/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.6/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-3.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-4.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-4.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-5.0	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-5.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-5.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5-6.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION



www.ti.com

29-Sep-2019

Device	Package	Package	Pins	SPQ	Reel	Reel	A0	B0	K0	P1	w	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
LP2985AIM5X-2.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-2.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-2.9/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-3.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-4.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-4.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985AIM5X-6.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-2.9/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.3	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.3/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.6/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-3.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-4.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-4.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-5.0	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-5.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-5.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5-6.1/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-2.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-2.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-3.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-4.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-4.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-5.0	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2019



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985AIM5-2.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-2.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-2.8/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-2.9/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.0	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.1/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.3	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.3/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.6/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-3.8/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-4.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-4.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-5.0	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-5.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-5.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5-6.1/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-2.6/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-2.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

# PACKAGE MATERIALS INFORMATION



www.ti.com

29-Sep-2019

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985AIM5X-2.9/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.1/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.6/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-3.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-4.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-4.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985AIM5X-6.1/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5-2.5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-2.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-2.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-2.8/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-2.9/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.1/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.3	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.3/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.6/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-3.8/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-4.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-4.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-5.0	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-5.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-5.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5-6.1/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP2985IM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-2.7/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-2.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-3.6/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-4.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-4.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-5.0	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated