SLLS101D - JULY 1985 - REVISED APRIL 2003

- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From Single 5-V Supply

description/ordering information

The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (P)	Tube of 50	SN75176BP	SN75176BP
0°C to 70°C	SOIC (D)	Tube of 75	SN75176BD	75476D
0°C to 70°C	SOIC (D)	Reel of 2500	SN75176BDR	75176B
	SOP (PS)	Reel of 2000	SN75176BPSR	A176B
	PDIP (P)	Tube of 50	SN65176BP	SN65176BP
–40°C to 105°C	SOIC (D)	Tube of 75	SN65176BD	65176B
	SOIC (D)	Reel of 2500	SN65176BDR	001700

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS101D - JULY 1985 - REVISED APRIL 2003

description/ordering information (continued)

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ± 200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

Function Tables

DRIVER

INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z


RECEIVER

DIFFERENTIAL INPUTS A-B	EN <u>AB</u> LE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z
Open	L	?

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
Enable input voltage, V _I	
Package thermal impedance, θ_{JA} (see Notes 2 and 3): D package	
P packag	e 85°C/W
PS packa	ige 95°C/W
Operating virtual junction temperature, T _J	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS101D – JULY 1985 – REVISED APRIL 2003

recommended operating conditions

			MIN	TYP	MAX	UNIT
Vcc	V _{CC} Supply voltage		4.75	5	5.25	V
\/. or \/. o	V _I or V _{IC} Voltage at any bus terminal (separately or common mode)				12	V
ALOI AIC					-7	٧
V _{IH}	High-level input voltage	D, DE, and RE	2			V
V_{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V_{ID}	V _{ID} Differential input voltage (see Note 4)				±12	V
lou	High-level output current	Driver			-60	mA
ЮН		Receiver			-400	μΑ
lo	Low level output ourront	Driver			60	mA
IOL	Low-level output current Receiver				8	ША
т.	Operating free-air temperature	SN65176B	-40		105	°C
T _A	Operating nee-an temperature	SN75176B	0		70)

NOTE 4: Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS [†]	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
٧o	Output voltage	I _O = 0		0		6	V
V _{OD1}	Differential output voltage	I _O = 0		1.5	3.6	6	V
IV _{OD2} I	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1} or 2¶			V
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	
V _{OD3}	Differential output voltage	See Note 5		1.5		5	V
ΔIV _{OD} I	Change in magnitude of differential output voltage§	R_L = 54 Ω or 100 Ω ,	See Figure 1			±0.2	V
voc	Common-mode output voltage	R_L = 54 Ω or 100 Ω ,	See Figure 1			+3 -1	٧
ΔIVOCI	Change in magnitude of common-modeoutput voltage§	R_L = 54 Ω or 100 Ω ,	See Figure 1			±0.2	V
la	Output current	Output disabled,	V _O = 12 V			1	mA
Ю	Output current	See Note 6	V _O = -7 V			-0.8	ША
lіН	High-level input current	V _I = 2.4 V				20	μΑ
I _I L	Low-level input current	V _I = 0.4 V				-400	μΑ
		V _O = -7 V				-250	
los	Short-circuit output current	V _O = 0				-150	mA
	onort oroun output current	$V_{O} = V_{CC}$				250	шА
		V _O = 12 V				250	
loc	Supply current (total package)	No load	Outputs enabled		42	70	mA
lcc	Cuppiy carrein (total package)	Outputs disabled			26	35	ША

[†] The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

NOTES: 5. See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.

switching characteristics, V_{CC} = 5 V, R_L = 110 Ω , T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
t _d (OD)	Differential-output delay time	$R_L = 54 \Omega$,	See Figure 3		15	22	ns
t _t (OD)	Differential-output transition time	$R_L = 54 \Omega$,	See Figure 3		20	30	ns
^t PZH	Output enable time to high level	See Figure 4			85	120	ns
t _{PZL}	Output enable time to low level	See Figure 5			40	60	ns
^t PHZ	Output disable time from high level	See Figure 4			150	250	ns
tPLZ	Output disable time from low level	See Figure 5			20	30	ns

^{§ ∆|}V_{OD}| and ∆|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

 $[\]P$ The minimum $V_{\mbox{OD2}}$ with a 100- Ω load is either 1/2 $V_{\mbox{OD1}}$ or 2 V, whichever is greater.

^{6.} This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

SLLS101D - JULY 1985 - REVISED APRIL 2003

SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	V _{oa} , V _{ob}	V _{oa} , V _{ob}
IV _{OD1} I	V _o	Vo
V _{OD2}	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
l _A OD3l		V _t (test termination measurement 2)
Δ V _{OD}	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	V _{os}
Δ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I _{sa} , I _{sb}	
lo	$ I_{xa} , I_{xb} $	l _{ia} , l _{ib}

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
V_{IT-}	Negative-going input threshold voltage	$V_{O} = 0.5 V$	I _O = 8 mA	-0.2‡			V
V_{hys}	Input hysteresis voltage (V _{IT+} – V _{IT-})				50		mV
VIK	Enable Input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{ID} = 200 mV, See Figure 2	$I_{OH} = -400 \mu A$,	2.7			٧
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 2	I _{OL} = 8 mA,			0.45	٧
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μΑ
	Line input current	Other input = 0 V,	V _I = 12 V			1	mA
11	Line input current	See Note 7	V₁ = -7 V			-0.8	mA
lн	High-level enable input current	V _{IH} = 2.7 V				20	μΑ
I _I L	Low-level enable input current	V _{IL} = 0.4 V				-100	μΑ
r _l	Input resistance	V _I = 12 V		12			kΩ
los	Short-circuit output current			-15		-85	mA
loo	Supply gurrant (total page ga)	No load	Outputs enabled		42	55	m۸
ICC	Supply current (total package)	No load	Outputs disabled		26	35	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 7: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.



[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	V _{ID} = 0 to 3 V, See Figure 6		21	35	ns
tPHL	Propagation delay time, high- to low-level output	VID = 0 to 3 V, See Figure 6		23	35	115
^t PZH	Output enable time to high level	See Figure 7		10	20	no
tPZL	Output enable time to low level	See Figure 1		12	20	ns
tPHZ	Output disable time from high level	See Figure 7		20	35	20
tPLZ	Output disable time from low level	See Figure /		17	25	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC}






Figure 2. Receiver VOH and VOL






NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns

Figure 3. Driver Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns


Figure 4. Driver Test Circuit and Voltage Waveforms



NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $Z_{O} = 50 \Omega$.

Figure 5. Driver Test Circuit and Voltage Waveforms




NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns

Figure 6. Receiver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 7. Receiver Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS



DRIVER DIFFERENTIAL OUTPUT VOLTAGE

120




Figure 10



TYPICAL CHARACTERISTICS

RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT 5 $V_{1D} = 0.2 V$ T_A = 25°C 4.5 VoH - High-Level Output Voltage - V 4 3.5 3 2.5 $V_{CC} = 5.25 \text{ V}$ 2 **V_{CC}** = 5 **V** 1.5 V_{CC} = 4.75 V 1 0.5 0 -10 -15 -20 -25 -30 -35 -40 -45 -50

Figure 11

IOH - High-Level Output Current - mA

RECEIVER

LOW-LEVEL OUTPUT VOLTAGE





Figure 13

RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE†



[†]Only the 0°C to 70°C portion of the curve applies to the SN75176B.

Figure 12

RECEIVER LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE






Figure 14

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 17. Typical Application Circuit



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated